JPS6243409Y2 - - Google Patents
Info
- Publication number
- JPS6243409Y2 JPS6243409Y2 JP1983012502U JP1250283U JPS6243409Y2 JP S6243409 Y2 JPS6243409 Y2 JP S6243409Y2 JP 1983012502 U JP1983012502 U JP 1983012502U JP 1250283 U JP1250283 U JP 1250283U JP S6243409 Y2 JPS6243409 Y2 JP S6243409Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- input
- flip
- flop
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Input From Keyboards Or The Like (AREA)
- Information Transfer Systems (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1250283U JPS59118036U (ja) | 1983-01-31 | 1983-01-31 | デ−タ入力回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1250283U JPS59118036U (ja) | 1983-01-31 | 1983-01-31 | デ−タ入力回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59118036U JPS59118036U (ja) | 1984-08-09 |
JPS6243409Y2 true JPS6243409Y2 (en]) | 1987-11-11 |
Family
ID=30143904
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1250283U Granted JPS59118036U (ja) | 1983-01-31 | 1983-01-31 | デ−タ入力回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59118036U (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5240262A (en) * | 1975-09-27 | 1977-03-29 | Kobe Steel Ltd | Clamping method and device of a bolt |
-
1983
- 1983-01-31 JP JP1250283U patent/JPS59118036U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59118036U (ja) | 1984-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6243409Y2 (en]) | ||
JPH03122895A (ja) | 同期式半導体記憶装置 | |
JPS6256598B2 (en]) | ||
JPH0641391Y2 (ja) | 論理回路 | |
JPS59104820A (ja) | フリツプフロツプ回路 | |
JP2797355B2 (ja) | D形フリップフロップ回路 | |
JP2567110B2 (ja) | D型フリップフロップ回路 | |
JP2658327B2 (ja) | 論理回路 | |
JPH01135224A (ja) | ラッチ回路 | |
JPH0369212A (ja) | プログラマブル・カウンタ回路 | |
JPS597973B2 (ja) | デ−タ処理装置 | |
JPH04148385A (ja) | マイクロコンピュータセル | |
JPH07135449A (ja) | フリップフロップ回路 | |
JPS63830B2 (en]) | ||
JPH05313796A (ja) | インターフェース回路 | |
JPH05250891A (ja) | シフトレジスタ回路 | |
JPH03255714A (ja) | リセット機能付きラッチ回路 | |
JPH02236896A (ja) | メモリ回路 | |
JPH041826A (ja) | 割込制御回路 | |
JPH0216050B2 (en]) | ||
JPS59133627A (ja) | マイクロコンピユ−タの入出力回路 | |
JPS6340410A (ja) | 信号制御回路 | |
JPS6339938B2 (en]) | ||
JPH0257732B2 (en]) | ||
JPH01108625U (en]) |